#### JORDAN AND HAMBURG LLP

122 East 42nd Street New York, NY 10168

Tel: (212) 986-2340 Fax: (212) 953-7733

## **526 Rec'd** PCT/PTO **20 SEP** 2000

Docket No. F-6651

Date September 20, 2000

					Da	C Septen	1001 20, 2000	
"EXPR	ESS MAIL" MAILING L	ABEL NO. EL 129 293 4	22 US		·			
DATE	OF DEPOSIT Ser	ptember 20, 2000						
I herel under	by certify that this paper of 37 CFR 1.10 on the date i	r fee is being deposited with ndicated above and is addre	the United States and to the Assist on Lam	s Postal Service "Express ant Commissioner for Pa	s Mail Post	t Office to Addr shington, D. C.	essee" service 20231.	
		(Typed or prin	ted name of pers	on mailing paper or fee)				
			ionature of perso	on mailing paper or fee)				
		(2	ignature or perso	in maning paper of feet				
		MISSIONER FO	R PATENT	S				
Washi	ngton, D. C. 202	231		f 1 <b>AT</b> '	TN: R	OX PATE	NT APPLICAT	ION
A COLUMN ASSESSMENT AS				[X] AT				-011
[X] '	THIS IS THE NA	ATIONAL STAG	E OF <u>PC</u>				nuary 21, 2000	
Sir:								
ring.	nitted herewith fo	or filing is the [X]	Hitility [	1 Design patent	annlica	tion of		
2 . 4				] Design patent	прриос			
Invent	or/Application Ide						DII	
For:	METHO:	D FOR TRANSFE	RRING IM	IAGE SIGNALS	INTO	A MEMO	RY AND	
	CIRCUIT	T SUITED THERE	FOR					
Enclos	sed are:							
[X]	15 pages of sp	rawings ([X] fecification, includ	ormal [ ]	informal size and abstract.	A4 ).			
	<u>17</u> total pages	ation/Power of Att	orney					
	] Newly execu		•					
[		rior application	_4_4					
į	[X] Inventors del	leted; see attached	statement					
		Reference. The er	tire disclos	ure of the prior	applica	tion, from	which a copy	
	of the oath or decl	laration is supplied	, is conside	red as being par	t of the	disclosure	of the	
		olication and is her	eby incorpo	orated by referen	ice ther	eın		
[ ] ;	Sequence Listing  Computer Re	eadable Copy		,				
i	Paper copy							
ı		ned hereby affirm			er and	computer 1	readable	
[]		Sequence Listing a Dication original cl			applica	ation befor	e calculating the	
	filing fee.	incution original or			-FF			
		C	LAIMS FI	LED				
	For	Number Filed	Number			Rate	Basic Fee \$84	0.00
Total	Claims		-	(over 20)	x	\$18.00		
	endent Claims			(over 20)	x	\$78.00		_
[ ]	Multiple Depend					\$260.00		
[X]	Reduce by 50% Foreign Language					\$130.00	\$420.0	<u>)U</u>
[ X ]	Loreign Pangha	ge I ming I ee		TOTA		NG FEE	\$420.0	<u></u>
[ <b>X</b> ]		Deposit Account						
		y of this sheet is at					\$420.0	<u>)0</u> .
[ <b>X</b> ]		Deposit Account N 37 CFR 1.17; 37			s under			

09/646633

# 430 Rec'd PCT/PTO 2 0 SEP 2000

[X]	1	Return Receipt Postcard
[ ]		Preliminary Amendment
[ ]	.	Assignment to
		<ul> <li>Assignment is of record in prior application Serial No</li> <li>Assignment Recordation Form Cover Sheet.</li> <li>Charge \$40.00 to Deposit Account No. 10-1250 for recording Assignment.</li> </ul>
[ ]	l	Information Disclosure Statement and/or Information Disclosure Citation
[ ]	l	English translation
[ X ]	]	Small Entity Declaration
		[X] filed herewith
		[ ] filed in prior application and status is still proper and desired.
	]	Applicant hereby claims the benefit of the filing date of the following provisional application(s) under the provisions of 35 USC 119.
	]	Applicant hereby claims the benefit of the filing date of the following applications under the provisions of 35 USC 119 of which certified copies [ ] will follow [ ] are enclosed [ X ] have been filed in the International Bureau [ ] were filed in prior application No
		German Patent Appln. No. 199 03 176.2 dated January 21, 1999.
	]	This is a [ ] Continuation [ ] Divisional [ ] Continuation-in-Part of prior application Serial No
[	]	Amend the specification by inserting before the first line the sentence:This is a [ ] continuation, [ ] division, [ ] continuation-in-part, of application Serial No. , filed

JORDAN AND HAMBURG LLP

C. Bruce Hamburg
Reg. No. 22,389

Attorney for Applicant

Applicant or Patente	ėe:	Fre	d Sti	er.										Atte	orney	Do	ocket l	No.:_	F-6	651	
Serial or Patent No.			yet k		l	*	,														
Filed or legued:	***	Conc	urrer	tlv	here	wit	h														
Title: Method	for	tran	sferr	ing	imaç	je s	ign	als :	int	o a	me	mor,	y an	d c	irc	uit	. su	ite	d th	erefo	<u>)r</u>
	١	/ERIF	IED S'	TATE CFR	MEN 1.9(f	T (D ) &	ECL	ARAT 7(¢))	ПО! 2 -	to act on behalf of the concern identified below:  Theits- und Kommunikationstechnik GmbH  Cker-Straße 62, 39120 Magdeburg, Germany  In qualifies as a small business concern as Identified in 13 CFR 121.12, and United States Patent and Trademark Office, in that the number of employees one. For purposes of this statement, (1) the number of employees of the most the persons employed on a full-time, part-time or temporary basis during each other when either, directly or indirectly, one concern controls or has the lower to control both.  Inveyed to and remain with the small business concern identified above with IMAGE SIGNALS INTO A MEMORY AND CIRCUIT SUITED THEREFOR											
l hereby declare th	at I an	ı																			
[ ]			f the sm																		
[X]						once	rn em	power	ed to	act c	on be	half c	of the o	conce	m ide	entif	led be	olow.	Janai	k Cabl	u
NAME O						*****								-							
ADDRES	SOF	SMALL	BUSIN	ess c	ONCE	RN	605	Cav-	·NIC	Ker	-3t	,1 <u>an</u>	E 02	., .	316	<u> </u>	nage	ICUL	<u>-91</u>	OC.Z.III	3.1.7
reproduced in 37 C of the concern, inc business concern i each of the pay per power to control th	FR 1.4 cluding is the a riods of ie other	9(d), for those average of the flant, or a	r purpos of its at over the scal year third pa	es of present of the	paying , does ous fise (2) con parties	reduction not exactly secure contraction of the con	ced fe exceed ar of t are a ols or	es to the son the condition th	he Ui perso icern s of ea ie poi	nited ons. I of the ach o wer to	State For p e per other o cor	es Pat ourpoi sons when otrol b	ent an see of emplo elther, oth.	d Trai this s yed o direc	dema Italen n a fl Itly or	ark ( nent ull-tir r ind	Office, t, (1) t me, pa lirectly	in th he n art-tin	at the umber ne or tonc	number of emp emporar ern cont	of employees loyees of the y basis during rols or has the
Promise.				וטפו כנ תחודי	FOR	TRA	NSFI	ERRTI	NG.	TMA(	GE	STGI	JAT.S	TN	ro /	A M	IEMO	RY .	AND	CIRCU	JIT SUITED
egard to the Inven		inimec d St:		пор	TOR	1141	III)	91111				510.									
<u>=</u> ,			ne specil	lloation	filed b	i a raw	ith								**						<del></del>
described in	l x												, fil	ed							·
	ı [	1 p	atent no										·is	sued							·
invention is listed to builder 37 CFR 1.9( or a nonprofit orga having rights to the	e inve	and no nat pen on und nation and	orights to son mad er 37 CF	o the ir le the i R 1.9( o their	nventici nventic e). *N( status	n are on, or OTE: as sr	held b by ar Separ	by any p ny cond ate ver	perso cern rified	on, ot which state	her ti 1 wou ment	nan th uld no s are	e invel t qual	ntor, v ifv as	vhow asm	voul rali i	a nati busine	quain es c	oncer oncer	n under n under	37 CFR 1.9(d),
ADDRESS																					
ADDRESS	NDIVI	DUAL			ſ	) ;	SMAL	L BUSI	NES:	s co	NCE	RN		1	J	NO	NPRO	FIT C	)RGA	NIZATIO	N
NAME																					
ADDRESS							CALALI	DUC	INIEC	e co	NICE	EN1		ſ	1	NO	NPRO	FIT (	ORGA	NIZATIO	N
• •	NDIV				ι	-								•	-						
status prior to pay is no longer appre l hereby believed to be tru by fine or imprisor	ving, o opriate y decla e; and	or at the o. (37 that are that ifurthe	time of CFR 1.28 t all state t that the	paying 3(b)) ements ese sta section	, the e made tement	here here te we	it of the in of r re mai	ie issue my owi de with if the Ui	e fee n kno n the inited	or an wied know State	ge ai iedge is Co	ainten re truc e that de, ar	ance i and willful id that	that a false such	il sta state willfu	er in Ieme	ents n	nade	on in	ormation	and belief are are punishable
of the application					1.4			wncn Jired					But:								
NAME OF PERSO							STK	OM S	ich	erh						ika	atio	nst	ech	nik Gr	nbH
TITLE OF PERSO				WHE	` <u>~</u> /															Germa	
ADDRESS OF PE	insur	A SIGIN																			
SIGNATURE	L.	4	<u>[2.</u>	5	2		let	<u> </u>					DATE	<u> </u>	29	<u>ک</u> ر	D€.	20	XOC	)	<b></b>

Gustav-Ricker-Str. 62 • 39120 Magdeburg Tel. 0391 744 50-0 • Fax 0391-744 5044

SIKON Sicherheits- und Knimmunikationsteebnik GmbH

# 430 Rec'd PCT/PTO 2 0 SEP 2000

F-6651

Hard the the transmission of the transmission

#### **Inventor Information Sheet**

Inventors:

(1) Name

Fred Stier

Address

Mittelstrasse 11a,

D-39114 Magdeburg, Germany

Nationality:

Germany

09 /646633 Rec'd PCT/PTO 09 NOV 2000

F-6651

## METHOD FOR TRANSFERRING IMAGE SIGNALS INTO A MEMORY AND A CIRCUIT SUITABLE FOR THIS.

The invention relates to a method for transferring analog image signals of a CCD camera line by line into the memory (RAM) of an electronic unit working with a digital signal processor (DSP) for image processing, the image data being digitized by means of a video processor (VIP). Furthermore, the invention relates to a clock pulse circuit, which can be used to implement the method and with the help of which the system timing of a DSP or of a microprocessor (CPU) can be switched over synchronized to the clock pulse signal for supplying the timing to other parts of the circuit.

Various possibilities have become known for digitizing the video signals of a CCD camera and for transferring them to computer-internal memory units for further processing. In many cases, image data is transferred to the memory of the image processing unit by means of analog scanning ICs, which are tuned by means of appropriate hardware to the synchronous signals of the BAS signal. However, this generally requires a relatively high expenditure for circuits.

Another solution consists of using a VIP. This has the advantage that the VIP, depending on the type, can be programmed using IIC interfaces and therefore can be used in wide standards. Furthermore, it is advantageous that VIPs can be addressed over chip-select signals. However, in the case of such solutions, the problem arises that the VIP generally is supplied with its own timing and therefore is clocked at a frequency, which is different from that of the DSP. In addition, there is usually a phase shift between the clock speed of the VIP and the system timing of the DSP. This is partially attributable also to the formation of PLL loops in the circuitry of the VIP. In order to mutually tune the time regime of the DSP and the VIP into an image processing system, it is therefore necessary to store the digital data, made

available by the VIP, on an interim basis in a buffer memory, to which the DSP has access. For this purpose, first in/first out (FIFO) memories, for example, are used in practice. The FIFOs can be controlled using appropriate software and hardware solutions. However, as a result of the relatively extensive number of control signals required for this and for handling them, very expensive development tools are needed for circuits in the frequency range of 50 MHz or above, so that the resulting expense cannot be justified for pure communication solutions.

The use of FIFOs to couple systems, the frequencies of which are independent of one another, is disclosed, for example, in DE 41 04 644 A1. Furthermore, the DE 40 12 205 A1 discloses a device for the input of image signals into an image memory, which stores the image signals, which originate from a video recorder and are subject to a signal flow that fluctuate with time, initially in a buffer memory, for inscribing in an image memory.

The US patent 5,163,146 discloses a circuit arrangement for switching over the timing for a microprocessor. This circuit arrangement makes it possible to clock the processor with different clock pulse rates. The circuit serves to reduce the timing for the processor optionally, if this is required for exchanging data with slower system components, such as input and output components, by switching over to a lower clock pulse rate. At the same time, the switching over to the lower timing is accomplished by triggering an interrupt. The complete system, equipped with such a circuit, therefore operates with a timing, which is varied between different clock pulse rates for the entire system. The circuit presented in the patent provides no solution for synchronization problems, which arise, when a possible second timing, deviating with respect to the clock pulse rate, is present in the same system.

US patent 5,197,126 describes a circuit, with which the clock pulse frequency of a graphics processor can be switched over to the clock pulse frequency of a host computer. The circuit is such that the switching over between the two clock

pulse frequencies takes place in each case by inserting a dead time into the timing schedule. This is, however, to be regarded as critical, since such a dead time basically represents an interruption to the clock pulse supply, which in many processor-controlled systems can lead to a system crash. The solution presented in the publication is also not transferable to a system working with a video processor because it assumes that both the graphics processor and the host computer – the host computer in a DMA mode – have direct access to the memory. On the other hand, a video processor is not DMA-capable nor can it directly itself address certain memory areas.

The object of the invention is to provide a process that enables analog image signals to be transferred line-by-line into the memory of an image processing unit while at the same time, in comparison to previously known solutions, the costs of the circuit are reduced. It is a further object of the invention to create a circuit arrangement suitable for carrying out the method.

Pursuant to the invention, the objective is accomplished by a method with the distinguishing features of the main patent claim. Advantageous developments of the method are given by the dependent claims. The inventive circuit, which can be used to switch over the clock pulse, is described by the distinguishing features of claim 3. Advantageous developments of the circuit are given in the dependent claims related to claim 3.

The inventive method, for which the analog image signals are transferred line-by-line from a CCD camera to the RAM of the image processing unit by means of a DSP, is characterized in that, during the transfer of the image data supplied by the VIP into the RAM, the DSP is switched to the clock pulse frequency of the VIP clock and the data provided by the VIP is transferred directly over the data bus into the RAM, dispensing with an intermediate storage.

Pursuant to the invention, this is achieved by switching the DSP, so that the image synchronous signal causes an interrupt to be tripped on the DSP and the interrupt routine for the transfer of the data therefore includes at least the following process steps:

- a) Switching the system clock of the DSP to the timing of the VIP, on the basis of the interrupt release signal taking effect at a logic unit serving to switch over the clock pulse frequency,
- b) Issuing a RAM address to generate a chip-select signal to address a memory address in the address space of the VIP,
- c) Generating and issuing a READ signal by means of the DSP,
- d) Incrementing the RAM address last issued by means of the DSP, in each case after the transmission of the image data characterizing a pixel of the image into the RAM.

In this connection, it is essential to the invention that the READ signal, issued by the DSP, takes effect at the RAM as a result of an inversion as a WRITE signal. As a consequence of this, the image data present at the VIP, is read over the data bus as a result of the read signal and is directly recorded in the RAM addressed by means of the WRITE signal.

It is within the meaning of the inventive method that, during the blanking interval, the DSP continues to work with the timing of the VIP which, from the clock pulse frequency, is lower but, after a half image transmitted by the CCD camera by the interlaced scanning method, is switched back to its original system timing by resetting the interrupt release signal.

A circuit, suitable for implementing the method introduced, includes, in addition to the DSP and the RAM, at least a video processor (VIP) for digitizing the image data, a write-read control for the RAM, a first clock supplier pulse for the DSP,

a second clock pulse supplier with a clock pulse for the VIP and the DSP, which is lower than that of the first clock pulse supplier, a data bus as well as a logic unit for switching over the timing. The clock pulse signals of the first and second clock pulse suppliers, as well as the image pixel timing of the VIP and an interrupt release signal from the DSP are supplied to the unit for switching over the timing. As a result of the fact that the logic unit, for switching the timing, in each case, at the same level position of the timing signals supplied to it, takes over the current level of the interrupt release signal and, corresponding to this level, switches the clock pulse signal of the first or second clock pulse supplier to the clocking of the DSP, the DSP is coupled over this logic unit alternately with the first or to the second clock pulse supplier. During the transfer of image data to the RAM, the clock pulse signal of the clock pulse supplier, clocking the VIP, is also switched through with the lower clock pulse rate to the DSP. Simultaneously, READ signals, issued by the DSP, take effect at the RAM as WRITE signals as a result of a previous inversion in the write-read control.

Corresponding to a possible embodiment of the inventive circuit, the clock pulse is supplied to the DSP over the output of a clock pulse separating filter to the logic unit for switching over the timing. The first clock pulse signal is supplied to the clock pulse separating filter over a first input and the second clock pulse signal is supplied to the clock pulse separating filter over a second input. The clock pulse separating filter is connected to the output of a flip-flop over a further input. The flip-flop is wired at its D-input with the interrupt release signal issued by the DSP after an interrupt tripped by the image synchronous signal. Its clock pulse input is connected to the output of an AND gate, connecting the clock pulse signals of the first and second clock pulse supplier as well as the image pixel clock pulse of the VIP with one another.

The setting of the flip-flop and the switching over of the timing associated therewith is achieved by means of the transfer, flank-controlled by means

of the clock pulse input, of the interrupt release signal, which is switched to the Dinput of the flip-flop and is put out by the DSP after an interrupt tripped by the image synchronizing signal, and only when the level of the output of the gate in front of the flip-flop changes over, for example, from L to H as a result of the AND connection of the three clock pulse signals (VIP pixel clock, VIP system timing and faster DSP system timing).

In an advantageous development of the circuit, a gate circuit is provided in the input region of the clock pulse separating filter. By means of this gate circuit, by means of which, on the one hand, an AND linkage of the clock pulse signal for the VIP with the output signal of the flip-flop is brought about and, on the other, an AND linkage of the higher clock pulse signal, clocking the DSP during actual image processing, with the inverted output signal of the flip-flop is brought about. At the same time, in this embodiment of the inventive circuit, a gate circuit is provided in the output area of the clock pulse separating filter for the OR connection of the output signals of the gate circuit disposed in the input area of the clock pulse separating filter.

The circuit described makes possible a synchronized switching of the DSP to the lower timing of the VIP, as a result of the AND connection of the three timing signals before they are supplied to the timing input of the flip-flop. However, the danger exists that the resulting output timing, which is to be supplied to the DSP, suffers an undesirable phase shift relative to the clock pulse signal of the VIP due to the gate delay times that arise. To compensate for the gate delay times and/or the phase shift that occurs therefor, the gate circuit, which is provided in the input region of the clock pulse separating filter, is constructed pursuant to an advantageous further development of the invention, in such a manner that the clock pulse signals supplied to the clock pulse separating filter, before their AND linkage with the output signal and/or with the inverted output signal of the flip-flop, are themselves subjected to an

inversion and the gate circuit, which is provided for the OR linkage of the output

signals of the input region of the clock pulse separating filter, to realize the OR function, are constructed as a NOR gate, to which an inverter is connected in series.

Pursuant to a further advantageous development of the inventive circuit, a RESET-input of the flip-flop is connected with the D input of the flip-flop for the accelerated switching back to the first clock signal originally clocking the DSP or the CPU. It is furthermore necessary to dispose an inverting gate in the connection between D input and clock pulse input, depending on whether the RESET input of the flip-flop is L active or H active. This is necessary especially if the level, bringing about the RESET of the flip-flop, is complementary to the output level of the flip-flop, which brings about the temporary switching over of the DSP to the slower timing.

The invention is explained in greater detail in the following on the basis of an example. The associated drawing:

- Figure 1 shows the logic unit for temporarily switching over the system timing of the DSP to the timing of the VIP.
- Figure 2 shows a circuit diagram of the inventive circuit, including the circuit of the timing change-over of Figure 1.

In Figure 1, a possible embodiment of a logic unit 100 for timing change-over is shown, with which the system timing (processing timing), which is high during the processing of the image, can be switched temporarily and in a synchronized manner to the lower timing of a VIP 60. As shown in the circuit, timing is supplied to the DSP 50, pursuant to the invention, over the clock pulse separating filter 1. The clock pulse separating filter 1 has three inputs, 11, 12, 13, the quartz-stabilized timing for clocking the DSP 50 being supplied to a first input 11, the timing of the VIP 60 being supplied to a further input 12 and the output signal of a flip-flop 9 being supplied to a last input 13. The D-input 21 of the flip-flop 2 is wired with the interrupt release signal of the DSP 50, which leads to the H level in case of the

interrupt triggered by the image synchronizing signal at the DSP 50. This H level is transferred by the output 24 of the flip-flop 2, as soon as its clock pulse input 22 of which changes over from the L level to the H level as a result of the AND-linked clock pulse signals at the gate 3. As a result of the conversion of the output signal of flip-flop 2 in the clock pulse separating filter 1, the output of the gate 16, wired with the timing of the VIP 4, leads alternately to the L level or the H level depending on the VIP timing. On the other hand, the output of the other gate 15 in the input region 15, 16 of the clock pulse separating filter 1, to which the quartz-stabilized higher timing is supplied, because of the wiring with the inverted output signal of the flipflop 2, always to the L level as long as the H level is at the output of the flip-flop 2. Over the OR linkage, realized in the output region 17, 18 clock pulse separating filter 1 and provided by connecting a NOR gate 17 in series with an inverter 18, the clock pulse signal of the VIP 60 is switched through to the output 14 of the logic unit 100 clocking the DSP 50 by connecting an NOR gate in series with OR linkage realized with an inverter. This means that the DSP 50 is clocked with the lower timing of the VIP 60 as long as the interrupt release signal is at the D input 21 of the flip-flop 2.

Since, pursuant to the inventive method, the interrupt release signal is placed in readiness and a READ signal is put out by the DSP 50 issues and supplied to the RAM 70 in inverted form, the digitized image data queued at the data outputs of the VIP 60 are read in over data bus 90 directly by the RAM 70 addressed by the WRITE signal. The data accordingly is transferred to the RAM 70 in accordance with the clock pulse regime of the VIP 60. By means of the end linkage of the timing for the VIP 60 with pixel timing of the latter, as well as with the higher timing in the gate 3, serving for the timing of the DSP 50 for the image processing, a switching over of the rapid DSP timing to the slower VIP timing is achieved and is synchronized with respect to the phase position.

As is furthermore shown by logic unit 100, measures, by means of which gate delay times occurring in circuit 100 are compensated for, are taken by the

VIP timing and the DSP timing in order to assure the synchronicity existing at the instant of changeover. This is accomplished, on the one hand, owing to the fact that the timing of the VIP 60 and the higher processing timing at the corresponding inputs 11, 12 of the clock pulse separating filter 1 are inverted with respect to their phase position. In addition, the OR linkage of the signals formed in its input region 15, 16, required in the output region 17, 18, is brought about by means of an NOR-gate 17 and an inverter 18 connected in series with the gate 17. In this manner, it is achieved the timing, switched through to the output 14 of logic unit 100, is always in phase with the timing of the VIP 60.

An overview of the entire circuit, with which the inventive method, including the logic unit 100 for changing over the timing, can be realized, is shown once again in Figure 2. Three timing signals are supplied to the logic unit 100 for changing over the timing. These are, on the one hand, the high timing for the image processing of, for example, 50 MHz, furthermore the timing clocking the VIP 60 of, for example, 24.576 MHz, as well as the pixel timing of the VIP 60 (SYN-VIP). In addition, as can be seen, an interrupt release lead is brought from the DSP 50 to the circuit 100 for changing over the timing (ISP). The DSP 50, in turn, is supplied over this logic unit 100 with the timing required in each case. When image data is processed or as long as image data does not have to be read in, that is, for example, also within the image gating gap between two half images, said required timing is the higher 50 MHz timing and, and during the transfer of image data from the VIP 60 to the RAM 17, the lower VIP timing. Admittedly, it is conceivable to switch the DSP 50 back to the higher timing even during the line gating signal, but this is less reasonable due to the higher circuitry expense associated therewith.

As can be seen, the DSP 50 is connected to the RAM 70 over a write-read control 80. The latter assures, for instance, that the correct physical RAM address is addressed in each case and, in addition, the conversion of the READ signal into the WRITE signal is brought about during the transfer of data from the VIP 60. With

respect to the physical address in the RAM 70, which is to be addressed in each case for writing or reading, the write-read control 80 sees to it that this address in each case corresponds to the logical address assigned by the DSP 50 or the VIP 60. This is necessary if the two processors 50, 60 work in logically different address spaces.

#### List of the reference symbols used

- 10 Timing pulse separating filter
  - 11 Timing pulse separating filter input for first timing signal
  - Timing pulse separating filter input for second timing signal (VIP timing)
  - 13 Timing pulse separating filter input
  - 14 Timing pulse separating filter output
  - Gate in input area of the timing pulse separating filter
  - Gate in input area of the timing pulse separating filter
  - Gate in output area of the timing pulse separating filter NOR gate
  - 18 Gate in output area of the timing pulse separating filter inverter
- 20 Flip-flop
  - 21 D-input flip-flop
  - 22 Timing input flip-flop
  - 23 RESET-input flip-flop
  - 24 Output flip-flop
- 30 Gate
  - 31 Input gate for first timing signal
  - 32 Input of gate for second timing signal (VIP timing)
  - 33 Input gate for pixel timing from VIP
  - 34 Output gate

- 40 Inverter
- 50 DSP
- 60 VIP
- 70 RAM
- Write-read control
- 90 Data bus
- 100 Logic unit (circuit arrangement) for switching over the timing

#### **Claims**

- 1. A method for transferring analog image signals of a CCD camera line by line into the memory (RAM) of an electronic unit working with a digital signal processor (DSP) for image processing, in which the image data is digitized by means of a video processor (VIP), comprising the processing steps of
  - a) tripping of an interrupt at the DSP by an image synchronizing signal,
  - b) initiating an interrupt routine by the DSP,
  - c) putting out an interrupt release signal by the DSP,
  - d) switching the system timing of the DSP to the timing of the VIP, the interrupt release signal issued becomes effective at a logic unit serving to switch over the clock pulse frequency,
  - e) issuing a RAM address to generate a chip-select signal to address a memory address in the address space of the VIP,
  - f) generating and issuing a READ signal by the DSP,
  - g) incrementing the last issued RAM address by the DSP, in each case after transmission of image data characterizing one pixel of the image into the RAM,

the interrupt release signal becoming effective at the logic unit for switching over the timing as soon as the system timing of the DSP, the system timing of the VIP as well as the image pixel timing of the VIP have the same timing condition, and the process steps c) to g) being carried out in the course of processing the interrupt routine called up in process step b), and the READ, signal issued by the DSP in accordance with process step f), acting as a write signal at the RAM as a result of an inversion, so that, as a result of the READ signal, the image data queued at the VIP is read over the data bus, and written directly into the RAM, which is acted upon with the WRITE-signal.

- 2. The method of claim 1, wherein the DSP, within the line gating gap, continues to carry out further processing at the timing of the VIP, while the DSP, after reading in one of the half-images transferred from the CCD camera according to the line jump method, is switched back to the original system timing by resetting the interrupt release signal.
- 3. Circuit arrangement for transferring analog image signals of a CCD camera into a memory (RAM) (70) of an electronic unit for image processing, working with a digital signal processor (DSP) (50) which, in addition to the DSP (50) and the RAM (70), has at least one video processor (VIP) (60) to digitize the image data, a write-read control (80) for the RAM (70), a first clock pulse supplier for the DSP (50), a second clock pulse supplier with a clock pulse rate, which is lower than the clock pulse supplier, for the VIP (60) and the DSP (50), a data bus (90) as well as a logic unit (100) for changing over the timing, to which the clock pulse signals of the first and second clock pulse supplier as well as the image pixel timing of the VIP (60) and an interrupt release signal of the DSP (50) are supplied, so that the DSP (50) is coupled over the logic unit (100) alternately with the first or the second clock pulse supplier, while the logic unit (100), in each case, at the same level position of the clock pulse signals supplied to it, takes over the actual level of the interrupt release signal, and corresponding to this level, switches through the clock pulse signal of the first or second clock pulse supplier for clocking the DSP (50), wherein, during the transfer of image data to the RAM (70), the clock pulse signal of the clock pulse supplier clocking the VIP (60) is also switched through at the lower clock pulse rate to the DSP (50) and, as a result of a prior inversion in the write-read control (80), act as WRITE signals at the RAM (70).
- 4. The circuit arrangement of claim 3, wherein the clock pulse is supplied to the DSP (50) is over the output (14) of a clock pulse separating filter (1) of the logic unit (100) for switching the timing, to which the first clock pulse signal is supplied over a first input (11) and the second clock pulse signal is supplied over a

second input (12), and which is connected over a third input (13) to the output (24) of a flip-flop (2), which is wired at its D-input (21) with the interrupt release signal emitted by the DSP (50) after an interrupt, tripped by the image synchronization signal and connected at its clock pulse input (22) with the output (34) of a gate (3), which AND connects the clock pulse signals of the first and second clock pulse suppliers as well as the image pixel timing of the VIP (60) with one another.

- 5. The circuit of claim 4, wherein the setting of the flip-flop (2) and the therewith associated clock pulse switching over of the DSP (50) to the lower timing of the VIP (60) is accomplished by means of the transfer, flank-controlled by means of the clock pulse input (22), of the interrupt release signal, which is switched to the D-input (21) of the flip-flop (2) and is put out by the DSP (50) after an interrupt tripped by the image synchronizing signal,
- 6. The circuit of claims 4 or 5, wherein, in the input area (15, 16) of the clock pulse separating filter (1), a gate circuit is provided, by means of which an AND linkage of the clock pulse signal for the VIP (60) with the output signal of the flip-flop (2) is brought about and an AND linkage of the higher timing, clocking the DSP (50) during actual processing of the image, with the inverted output signal of the flip-flop (2) is brought about and that, in the output area (17, 18) of the clock pulse separating filter (1), a gate circuit for the OR connection of the output signals of the gate circuit, disposed in the input area (15, 16) of the clock pulse separating filter (1) is provided.

- 7. The circuit of claim 6, wherein the gate circuit in the input area (15, 16) of the clock pulse separating filter (1) is constructed so that the clock pulse signals, supplied to the clock pulse separating filter are inverted before their AND linkage with the output signal and/or the inverted output signal of the flip-flop (2) and wherein the gate circuit, provided for the OR linkage in the output area (17, 18) of the clock pulse separating filter (1) is constructed as a NOR-gate (17) with an inverter (18) connected in series.
- 8. The circuit of claims 4 to 7, wherein, to accelerate the clock pulse signal originally clocking the DSP (50), the RESET input (23) of the flip-flop (2) is connected with the D input (21) of the latter, an inverter (40) being disposed in the connection between the D input (21) and the RESET input (23) for the case that the level, tripping the flip-flop (2), is opposed to that output level of the flip-flop (2), through which the temporary switching over to the second timing takes place.

# 

## COMBINED DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY

(Includes Reference to PCT International Applications)

Attorney's Docket Number

F-6651

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

METH	OD FOR TRANSFERRING IMAGE SIGNALS INTO	A MEMORY
AND	CIRCUIT SUITED THEREFOR	49.3
the specifical	tion of which (check only one item below):	
[ ]	is attached hereto.	
[ ]	was filed as United States application	
	Serial No.	
	on	
	and was amended	
	on	(if applicable).
[X]	was filed as PCT international application	
	NumberPCT/DE00/00224	1_
	on January 21, 2000	
	and was amended under PCT Article 19	
	on	(if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

Country (if PCT indicate "PCT")	Application Number	Date of Filing (day, month, year)	Priority Claimed Under 35 USC 119			
Germany	199 03 176.2	21, January 1999	[X   Yes   ] No			
			[]Yes []No			
			[ ] Yes [ ] No			
			[ ] Yes [ ] No			
			[ ] Yes     No			

### ČOMBINED DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY (Continued)

(Includes Reference to PCT International Applications)

Attorney's Docket Number

F-6651

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) or PCT international application(s) designating the United States of America that is/are listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in that/those prior application(s) in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application(s) and the national or PCT international filing date of this application:

35 U.S.C. 120:	R PCT INTERNATIONAL	L APPLICATIONS DESIGNATING TH	E U.S. FOR	BENEFIT UNDE	R 
	U.S. APPLICATIONS			TATUS (Check O	ine)
U.S. Application Number	U. 5	S. Filing Date	Patented	Pending	Abandoned
	W				
PC f APPI	LICATIONS DESIGNATIN	NG THE U.S.			
PCT Application No.	PCT Filing Date	U.S. Scrial Numbers Assigned (if any)			
pplication and transact all t	eg. No. 20,456	I hereby appoint the following at and Trademark Office connected Herbert F. Ruschmann Marvin Turken Affred D'Andrea	Reg. N		to prosecut
Send Correspondence To:	122 East 42r	Hamburg LLP	<u> </u>	Telephone Cal C. Bruce Har (212) 986-2	nburg
hereby declare that all stat	ements made herein o	of my own knowledge are true an	d that all :	statements mad	a on inform
nd belief are believed to be ad the like so made are puni	ishable by fine or impi	these statements were made with a risonment, or both, under section lize the validity of the application	the knowle 1001 of Ti	tle 18 of the Ur	l false stater tited States (
nd belief are believed to be not the like so made are punion that such willful false st full Name for sole or lifest inventor Fred STIER	ishable by fine or impi	risonment, or both, under section lize the validity of the application	the knowle 1001 of Ti	tle 18 of the Ur	I false stater nited States ( ercon.
nd belief are believed to be and the like so made are puniond that such willful false st full Name of Yole or It fest Inventor Fred STIER  Residence  Magdeburg, Germany	ishable by fine or impratements may jeopard	risonment, or both, under section lize the validity of the application	the knowle 1001 of Ti	tle 18 of the Ur	I false stater nited States ( ercon.
nd belief are believed to be and the like so made are punind that such willful false st full Name for Solve or Urst Inventor Fred STIER	ishable by fine or impratements may jeopard	isonment, or both, under section lize the validity of the application inventor's Signature	the knowle 1001 of Ti	Date  OF AC	I false stater nited States ( ercon.
nd belief are believed to be and the like so made are puniond that such willful false st full Numeral Sole or Fred STIER  Residence  Magdeburg Germany  Fost Office Address	ishable by fine or impratements may jeopard	isonment, or both, under section lize the validity of the application inventor's Signature	the knowle 1001 of Ti	Date  OF AC	I false stater nited States ( ercon.
de belief are believed to be and the like so made are puniond that such willful false st build Name for sole or Ifrat Inventor  Fred STIER  Residence  Magdeburg, Germany  Post Office Address  Mittelstrasse [1a, D-39114]	ishable by fine or impratements may jeopard	isonment, or both, under section lize the validity of the application inventor's Signature	the knowle 1001 of Ti	Date  OF AC	I false stater nited States ( ercon.
nd belief are believed to be and the like so made are punind that such willful false st ful Numer Sole or Urst Inventor Fred STIER  Residence  Magdeburg Germany  Fost Office Address	ishable by fine or impratements may jeopard	hventor's Signature  hventor's Signature  ny	the knowle 1001 of Ti	Date  Or. A.C.  t mzenship  Germany	I false stater nited States ( ercon.